

10/030435

FILED UNDER 35 U.S.C. 371

PATENT NUMBER and
ISSUE DATE

U.S. UTILITY Patent Application

APPL NUM 10030435	FILING DATE 01/10/2002	CLASS 156	SUBCLASS 306.6	GAU 1732 1734	EXAMINER Goff
**APPLICANTS: Kariya Takashi;					
**CONTINUING DATA VERIFIED: THIS APPLICATION IS A 371 OF PCT/JP00/08105 11/16/2000					
** FOREIGN APPLICATIONS VERIFIED: JAPAN 2000-137144 05/10/2000					
PG-PUB <input type="checkbox"/> DO NOT PUBLISH <input type="checkbox"/>		RESCIND <input type="checkbox"/>			
Foreign priority claimed <input type="checkbox"/> yes <input type="checkbox"/> no 35 USC 119 conditions met <input type="checkbox"/> yes <input type="checkbox"/> no Verified and Acknowledged Examiners's initials				ATTORNEY DOCKET NO 217883US3PCT	
TITLE : Method of producing multilayer circuit boards					
U.S. DEPT. OF COMM./PAT. & TM.-PTO-436 (Rev. 12-94)					

BEST AVAILABLE COPY

NOTICE OF ALLOWANCE MAILED		CLAIMS ALLOWED		
		Assistant Examiner	Total Claims	Print Claim for O.G.
ISSUE FEE		Primary Examiner	DRAWING	
Amount Due	Date Paid		Sheets Drwg.	Figs. Drwg.
<input type="checkbox"/> TERMINAL DISCLAIMER		PREPARED FOR ISSUE	Application Examiner	
WARNING: The information disclosed herein may be restricted. Unauthorized disclosure may be prohibited by the United States Code Title 35, Sections 122, 181 and 368, Possession outside the U.S. Patent & Trademark Office is restricted to authorized employees and contractors only.				

FILED WITH:

☐ DISK (CRF)☐ CD-ROM

(Attached in pocket on right inside flap)